

Enrollment No.....



Faculty of Science  
End Sem (Odd) Examination Dec-2018  
CA3CO02 Digital Electronics

Programme: BCA

Branch/Specialisation: Computer  
Application

Duration: 3 Hrs.

Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

- Q.1 i. Simplified expression of full subtractor borrow is **1**  
(a)  $B=xy+xz+yz$  (b)  $B=xy'+xz'+yz$   
(c)  $B=x'y+xy+xz$  (d)  $B=x'y+x'z+yz$
- ii. Binary parallel adder can be used as both adder and subtraction **1**  
circuit using which of the following gate.  
(a) AND gate (b) OR gate (c) XOR gate (d) NOT gate
- iii. The output of an AND gate with three inputs, A, B, and C, is **1**  
HIGH when  
(a)  $A = 1, B = 1, C = 0$  (b)  $A = 0, B = 0, C = 0$   
(c)  $A = 1, B = 1, C = 1$  (d)  $A = 1, B = 0, C = 1$
- iv. If a 3-input NOR gate has eight input possibilities, how many of **1**  
those possibilities will result in a HIGH output?  
(a) 1 (b) 2 (c) 7 (d) 8
- v. Which statement BEST describes the operation of a negative- **1**  
edge-triggered D flip-flop?  
(a) The logic level at the D input is transferred to Q on NGT of CLK.  
(b) The Q output is ALWAYS identical to the CLK input if the D input is HIGH.  
(c) The Q output is ALWAYS identical to the D input when CLK = PGT.  
(d) The Q output is ALWAYS identical to the D input.

[2]

[3]

- vi. How many flip-flops are in the 7475 IC? **1**  
 (a) 1 (b) 2 (c) 4 (d) 8
- vii. The terminal count of a modulus-11 binary counter is **1**  
 (a) 1010 (b) 1000  
 (c) 1001 register (d) 1100
- viii. Synchronous construction reduces the delay time of a counter to the delay of: **1**  
 (a) All flip-flops and gates  
 (b) All flip-flops and gates after a 3 count  
 (c) A single gate  
 (d) A single flip-flop and a gate
- ix. Component most likely used for computer static RAM technology **1**  
 is  
 (a) Primary memory (b) Secondary storage  
 (c) Cache memory (d) CPU registers
- x. Computer memory which allows simultaneous read and write operations is **1**  
 (a) ROM (b) RAM (c) EPROM (d) EEPROM
- Q.2 i. How can we design NOT and OR gate with the help of NAND gate? Explain with the help of diagram. **4**  
 ii. Write and prove De-Morgan theorem. **6**
- OR iii. Simplify the following Boolean function using K-map. **6**  
 $F(A,B,C) = \sum m(0,1,4,5) = A'B'C' + A'B'C + AB'C' + AB'C$
- Q.3 i. Convert the binary code 01001 into its equivalent grey code. **2**  
 ii. What is Excess-3 Code? Give examples. Show how it is useful for BCD addition. **8**
- OR iii. Convert following: **8**  
 (a)  $(231)_8 \rightarrow ( )_{16}$  (b)  $(11.85)_{10} \rightarrow ( )_8$   
 (c)  $(7DE)_{16} \rightarrow ( )_{10}$  (d)  $(17.75)_8 \rightarrow ( )_2$
- Q.4 i. What is meant by D-flip flop? Explain. **3**  
 ii. Design a SR flip flop using NAND gate. **7**

- OR iii. Write a short note on: - **7**  
 (a) Adder/subtractor (b) Encoder /decoder
- Q.5 i. Explain shift register with its types. **4**  
 ii. Design a 3 bit asynchronous up counter. **6**
- OR iii. Explain D/A Converters and A/D Converters. **6**
- Q.6 Attempt any two:  
 i. Explain Secondary Memory with Its Types. **5**  
 ii. What is ROM? Difference between EPROM & EEPROM. **5**  
 iii. Write various types of RAM and explain them in brief. **5**

\*\*\*\*\*

**Marking Scheme**  
**CA3CO02 Digital Electronics**

Q.1	i.	Simplified expression of full subtractor borrow is (d) $B=x'y+x'z+yz$		<b>1</b>
	ii.	Binary parallel adder can be used as both adder and subtraction circuit using which of the following gate. (c) XOR gate		<b>1</b>
	iii.	The output of an AND gate with three inputs, A, B, and C, is HIGH when (c) $A = 1, B = 1, C = 1$		<b>1</b>
	iv.	If a 3-input NOR gate has eight input possibilities, how many of those possibilities will result in a HIGH output? (a) 1		<b>1</b>
	v.	Which statement BEST describes the operation of a negative-edge-triggered D flip-flop? (a) The logic level at the D input is transferred to Q on NGT of CLK.		<b>1</b>
	vi.	How many flip-flops are in the 7475 IC? (c) 4		<b>1</b>
	vii.	The terminal count of a modulus-11 binary counter is (a) 1010		<b>1</b>
	viii.	Synchronous construction reduces the delay time of a counter to the delay of: (d) A single flip-flop and a gate		<b>1</b>
	ix.	Component most likely used for computer static RAM technology is (c) Cache memory		<b>1</b>
	x.	Computer memory which allows simultaneous read and write operations is (b) RAM		<b>1</b>
Q.2	i.	Design NOT gate with the help of NAND gate Design OR gate with the help of NAND gate	2 marks 2 marks	<b>4</b>
	ii.	De-Morgan theorem diagram Description	2 marks 4 marks	<b>6</b>
OR	iii.	Boolean function using K-map.	2 marks	<b>6</b>

		Simplification of expression	4 marks	
Q.3	i.	Convert the binary code 01001 into its equivalent grey code.		<b>2</b>
	ii.	Excess-3 Code Example of Excess-3 Code Excess-3 Code useful for BCD addition	2.5 marks 2.5 marks 3 marks	<b>8</b>
OR	iii.	Convert following:Each conversion (a) $(231)_8 \rightarrow ( )_{16}$ (b) $(11.85)_{10} \rightarrow ( )_8$ (c) $(7DE)_{16} \rightarrow ( )_{10}$ (d) $(17.75)_8 \rightarrow ( )_2$	2 marks (2 marks *4)	<b>8</b>
Q.4	i.	Description of D-flip flop Diagram	2 marks 1 mark	<b>3</b>
	ii.	Description of SR flip flop Truth table of NAND gate Diagram of SR flip flop	2 marks 2 marks 3 marks	<b>7</b>
OR	iii.	Write a short note on: - (a) Adder/subtractor (b) Encoder /decoder	3.5 marks 3.5 marks	<b>7</b>
Q.5	i.	Shift register Its types	2 marks 2 marks	<b>4</b>
	ii.	3 bit asynchronous up counter description Diagram	3 marks 3 marks	<b>6</b>
OR	iii.	D/A Converters description A/D Converters description	3 marks 3 marks	<b>6</b>
Q.6		Attempt any two:		
	i.	Secondary Memory description Its Types	2 marks 3 marks	<b>5</b>
	ii.	ROM description Difference b/w EPROM & EEPROM Any three points 1 mark each	2 marks 3 marks	<b>5</b>
	iii.	Ram description Types of RAM	2 marks 3 marks	<b>5</b>

\*\*\*\*\*