

Enrollment No.....



Faculty of Science  
End Sem (Odd) Examination Dec-2017  
BC3CO10 Computer Organization  
Programme: B.Sc.(CS) Branch/Specialisation: Computer Science

Duration: 3 Hrs.

Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

- Q.1 i. Where does a computer add and compare data? **1**  
(a) Hard disk (b) Floppy disk  
(c) CPU (d) Memory chip
- ii. Different components on the motherboard of a PC unit are linked together by sets of parallel electrical conducting lines. What are these lines called? **1**  
(a) Conductors (b) Buses  
(c) Connectors (d) Consecutives
- iii. \_\_\_\_\_ register keeps tracks of the instructions stored in program stored in memory. **1**  
(a) AR (Address Register) (b) XR (Index Register)  
(c) PC (Program Counter) (d) AC (Accumulator)
- iv. In a vectored interrupt **1**  
(a) The branch address is assigned to a fixed location in memory.  
(b) The interrupting source supplies the branch information to the processor through an interrupt vector.  
(c) The branch address is obtained from a register in the processor  
(d) None of the above
- v. The DMA transfers are performed by a control circuit called as **1**  
(a) Device interface (b) DMA controller  
(c) Data controller (d) Overlooker
- vi. \_\_\_\_\_ is a dedicated processor that combines interface unit and DMA as one unit. **1**  
(a) Input-Output Processor (b) Only input processor  
(c) Only output processor (d) None of these

[2]

- vii. The idea of cache memory is based **1**  
(a) On the property of locality of reference  
(b) On the heuristic 90-10 rule  
(c) On the fact that references generally tend to cluster  
(d) All of the above
- viii. Memory unit accessed by content is called **1**  
(a) Read only memory (b) Programmable Memory  
(c) Virtual Memory (d) Associative Memory
- ix. The Intel 8086 microprocessor is a \_\_\_\_\_ processor **1**  
(a) 4 bit (b) 8 bit (c) 16 bit (d) 32 bit
- x. Data hazards occur when..... **1**  
(a) Greater performance loss  
(b) Pipeline changes the order of read/write access to operands  
(c) Some functional unit is not fully pipelined  
(d) Machine size is limited

- Q.2 i. Explain the functional units of a digital computer **4**  
ii. With appropriate diagrams explain the bus structure of a computer. **6**

- OR iii. What are the factors that determine the performance of a computer? **6**

- Q.3 i. Compare register reference and memory reference instruction. **4**  
ii. List the various computer registers and specify purpose of each register. **6**

- OR iii. What is an interrupt? Explain the steps to be carried out while serving an interrupt. **6**

- Q.4 i. What is the need for an interface between an I/O device and the CPU? **2**

- ii. Compare synchronous and asynchronous transfer modes. **3**

- iii. Explain various ways of implementing priority interrupt. **5**

- OR iv. Explain CPU-IOP communication. **5**

[3]

- Q.5 i. Why the size of cache and main memory are related? **2**

- ii. What is page fault? How it is handled? **3**

- iii. What is virtual memory? Explain with a diagram how virtual address can be mapped into physical address using paging. **5**

- OR iv. Explain the basic operation of the cache memory. **5**

- Q.6 Write short note on any two:

- i. Register Organization of microprocessor 8086 **5**

- ii. Pipeline Hazards **5**

- iii. Pipelining in Pentium **5**

\*\*\*\*\*

## BC3CO10 Computer Organization

### Marking Scheme

|     |   |          |    |   |          |
|-----|---|----------|----|---|----------|
| Q.1 | i. (c) CPU  | <b>1</b> |    | ii. Synchronous transfer modes – <b>1.5 marks</b>               | <b>3</b> |
|     | ii. (b) Buses   | <b>1</b> |    | Asynchronous transfer modes. – <b>1.5 marks</b>                 |          |
|     | iii. (c) PC (Program Counter)   | <b>1</b> |    | iii. Ways of implementing priority interrupt.                   | <b>5</b> |
|     | iv. (b) The interrupting source supplies the branch information to the processor through an interrupt vector. | <b>1</b> | OR | iv. CPU-IOP communication.                                      | <b>5</b> |
|     | v. (b) DMA controller   | <b>1</b> |    | Q.5 i. Reason of relation between size of cache and main memory | <b>2</b> |
|     | vi. (a) Input-Output Processor  | <b>1</b> |    | ii. Page fault – <b>1.5 marks</b>                               | <b>3</b> |
|     | vii. (a) On the property of locality of reference   | <b>1</b> |    | Handling – <b>1.5 marks</b>                                     |          |
|     | viii. (d) Associative Memory  | <b>1</b> |    | iii. Virtual memory – <b>1 marks</b>                            | <b>5</b> |
|     | ix. (c) 16 bit  | <b>1</b> |    | Explanation with a diagram – <b>4 marks</b>                     |          |
|     | x. (b) Pipeline changes the order of read/write access to operands  | <b>1</b> | OR | iv. Basic operation of the cache memory.                        | <b>5</b> |
| Q.2 | i. Functional units of a digital computer ( <b>1 mark + 3 marks</b> )   | <b>4</b> |    | Q.6 Attempt any two:  |          |
|     | ii. Diagrams explain the bus structure of a computer system. ( <b>2 mark + 4 marks</b> )                      | <b>6</b> |    | i. Register Organization of microprocessor 8086                 | <b>5</b> |
| OR  | iii. Factors that determine the performance of a computer ( <b>2 mark + 4 marks</b> )                         | <b>6</b> |    | ii. Pipeline Hazards  | <b>5</b> |
|     |   |          |    | iii. Pipelining in Pentium                                      | <b>5</b> |
|     |   |          |    | *****   |          |
| Q.3 | i. Register reference – <b>2 marks</b>  | <b>4</b> |    |   |          |
|     | Memory reference – <b>2 marks</b>   |          |    |   |          |
|     | ii. For Listing registers - <b>2 marks</b>  | <b>6</b> |    |   |          |
|     | For purpose register - <b>4 marks</b>   |          |    |   |          |
| OR  | iii. Interrupt - <b>2 marks</b>   | <b>6</b> |    |   |          |
|     | Steps of interrupt. – <b>4 marks</b>  |          |    |   |          |
| Q.4 | i. Need for an interface between an I/O device and the CPU  | <b>2</b> |    |   |          |